

I HEREBY CERTIFY THAT THIS CORRESPONDENCE IS BEING DEPOSITED WITH THE UNITED STATES POSTAL SERVICE AS EXPRESS MAIL IN AN ENVELOPE ADDRESSED TO: U.S. PATENT AND TRADEMARK OFFICE, P.O. BOX 2327, ARLINGTON, VA 22202. THE APPLICANT AND/OR ATTORNEY REQUESTS THE DATE OF DEPOSIT AS THE FILING DATE.

Express Mail No: ET134021988US

Date of Deposit: December 13, 2001

Name of Person

Making Deposit: Karen Cing-Mars

Signature: *Karen Cing-Mars* 12/13/01

APPLICATION
FOR
UNITED STATES LETTERS PATENT

APPLICANT: David Clifford Long, et al.

FOR: EMBEDDED INDUCTOR AND METHOD OF
MAKING

DOCKET: FIS920010163US1

INTERNATIONAL BUSINESS MACHINES CORPORATION
New Orchard Road, Armonk, New York 10504

EMBEDDED INDUCTOR AND METHOD OF MAKING

BACKGROUND OF THE INVENTION

The present invention relates to the field of embedded inductors and, more particularly, relates to tunable, three dimensional embedded inductors buried in a dielectric substrate, 5 most preferably a multilayer ceramic (MLC) substrate.

Conventional MLC structures are formed from ceramic greensheets which are prepared by mixing a composition of ceramic particulate, a thermoplastic polymeric binder, plasticizers and solvents. The ceramic particulate may contain particles of, for example, alumina, aluminum nitride, glass-ceramic, glass plus ceramic, and silicates. This composition is spread or cast into ceramic sheets or slips from which the solvents are subsequently volatilized to provide coherent and self-supporting flexible greensheets. After blanking, via formation, screening of 10 electrically conductive vias and lines, stacking and laminating, the greensheet laminates are eventually fired at temperatures sufficient to drive off the polymeric binder resin and sinter the ceramic particulates together into a densified ceramic substrate. 15 The metals used for the electrically conductive vias and lines are chosen to be compatible with the ceramic material and may include copper as well as refractory metals such as molybdenum and 20

tungsten.

5

MLC structures are not widely used for radio frequency and analog devices such as rf amplifiers, transformers and impedance matching networks because there have not been easy, cost effective ways to integrate inductors, transformers and the like into the MLC structure. Q is a quality factor for inductors and is defined as the ratio of its reactance to its effective series resistance at a given frequency. It would be desirable to have an embedded inductor with a relatively high Q value and high inductance.

10

Others have proposed various embedded inductors.

15

Muckelroy U.S. Patent 3,812,442, the disclosure of which is incorporated by reference herein, discloses a three dimensional inductor in which a coil is imprinted on each layer. Such a design leads to undesirable capacitance between the layers. Capacitance is undesirable because it decreases self resonant frequency. Further, due to the thinness of the metalization, there is a high resistance path resulting in lower Q.

20

Fleming et al. U.S. Patent 5,389,428, the disclosure of which is incorporated by reference herein, disclose a process for making surface mount inductors having ferrite cores.

Hwang et al. U.S. Patent 5,610,569, the disclosure of which is

incorporated by reference herein, disclose an embedded inductor formed of conductive strips and columns of vias. Due to overlap of the top and bottom portions of the inductor, undesirable capacitance results along with lower Q.

5 Lipkes et al. U.S. Patent 5,945,902, Sasaki et al. U.S. Patent 6,008,151, Kumagai et al. U.S. Patent 6,147,573 and Takeuchi et al. U.S. Patent 6,189,200, the disclosures of which are incorporated by reference herein, disclose embedded inductors having one turn of the coil per each layer resulting in high turn to turn capacitance.

10 Alford et al. U.S. Patent 6,008,102, the disclosure of which is incorporated by reference herein, disclose a three dimensional inductor coil fabricated on top of a semiconductor substrate. It is noted therein that the insulating core of previous prior art devices is not favored because it is too lossy for many high frequency applications. Further, the inductor structure has very thin conductor lines which lead to high resistance and low Q.

15 Yamamoto et al. U.S. Patent 6,104,272, the disclosure of which is incorporated by reference herein, disclose a coil which is subsequently embedded in a ceramic chip element.

20 Libertore et al. U.S. Patent 6,160,469, the disclosure of which is incorporated by reference herein, disclose a two dimensional inductor. Two dimensional inductors are not preferred

because three dimensional inductors have less conductor length per a given volume. Further, two dimensional inductors are more affected by outside fields because of the large, unprotected fringe field whereas in three dimensional inductors, a large portion of 5 the fringe field is located within the loops which shield it.

IBM Technical Disclosure Bulletin, 29, No. 2, p. 783 (July 1986) discloses an embedded MLC coil which is used as a magnetic deflection coil for an electron beam lithography machine. Such a structure cannot be integrated in an electronic package.

10
11
12
13
14
15
16
17
18
19
20

Notwithstanding the above-noted work of others with respect to embedded inductors, there remains a need for an improved embedded inductor, particularly one buried or embedded in MLC.

Accordingly, it is a purpose of the present invention to have an embedded inductor having high Q and high inductance.

15 It is another purpose of the present invention to have an embedded inductor with low capacitance.

It is yet another purpose of the present invention to have an embedded inductor that is tunable.

These and other purposes of the present invention will become 20 more apparent after referring to the following description

considered in conjunction with the accompanying drawings.

BRIEF SUMMARY OF THE INVENTION

The purposes of the invention have been achieved by providing, according to a first aspect of the present invention, a dielectric 5 substrate having a multiturn inductor comprising:

- a) a multilayer dielectric body comprising a plurality of layers;
- b) a multiturn inductor buried within the dielectric body, each turn of the inductor comprising a bottom portion, a top portion and two side portions, the bottom portion and top portion being parallel and in different layers of the dielectric body, the side portions being parallel to each other and extending between the top and bottom portions and comprising vias in the dielectric body.

15 According to a second aspect of the present invention, there is provided a method of forming a dielectric substrate having a multiturn inductor, the method comprising the steps of:

- a) obtaining a plurality of layers;

b) forming conductive lines on a first group of layers;

c) forming conductive vias in a second group of layers;

d) forming conductive lines on a third group of layers;

e) stacking at least one layer from the second group of layers
5 on at least one layer from the third group of layers; and

f) stacking at least one layer from the first group of layers
on the at least one layer from the second group of layers
wherein the stacking of the first, second and third groups of
layers form an inductor buried within a dielectric substrate.

10 BRIEF DESCRIPTION OF THE DRAWINGS

15 The features of the invention believed to be novel and the elements characteristic of the invention are set forth with particularity in the appended claims. The Figures are for illustration purposes only and are not drawn to scale. The invention itself, however, both as to organization and method of operation, may best be understood by reference to the detailed description which follows taken in conjunction with the accompanying drawings in which:

Figure 1 is a perspective view of a first embodiment of an embedded inductor according to the present invention. The dielectric material that would normally obscure the embedded inductor has been removed for clarity.

5 Figure 2 is an end view of the embedded inductor of Figure 1.

Figure 3 is an end view of a second embodiment of the embedded inductor according to the present invention.

Figure 4 is an end view of a third embodiment of the embedded inductor according to the present invention.

10 Figure 5 is an end view of a fourth embodiment of the embedded inductor according to the present invention.

Figure 6 is a perspective view of a fifth embodiment of the embedded inductor according to the present invention.

15 Figures 7A, 7B and 7C illustrate the different dielectric layers used to make the embedded inductors according to the present invention.

Figure 8 is a front view of the embedded inductor of Figure 1 illustrating the tunability of the embedded inductor.

Figure 9 is a cross sectional view of the embedded inductor of Figure 1 in its environment.

Figure 10 is a perspective view of another embodiment of an embedded inductor according to the present invention. The dielectric material that would normally obscure the embedded inductor has been removed for clarity.

Figures 11A, 11B and 11C illustrate the different dielectric layers used to make the embedded inductor of Figure 10.

100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1

Figures 12A, 12B and 12C are top views of the dielectric substrate of Figure 1 illustrating different operations for tuning the embedded inductor.

Figure 13 is a perspective view of the embedded inductor of Figure 1 with the addition of an electrically isolated plate for tuning the embedded inductor.

Figure 14 is a perspective view of the embedded inductor of Figure 1 with the addition of an electrically connected plate for tuning the embedded inductor.

Figure 15 is a cross sectional view similar to Figure 9 but also showing a second embedded inductor which together with the first embedded inductor forms a transformer.

DETAILED DESCRIPTION OF THE INVENTION

5

Referring to the Figures in more detail, and particularly referring to Figure 9, there is shown a cross sectional view of a dielectric substrate 10, most preferably an MLC substrate 10, having the embedded inductor 12 according to the present invention.

The embedded inductor 12 may also have termination vias 24 for connecting to pads 62 on the surface of the dielectric substrate 10. There may further be power and/or ground planes 60 above and below the embedded inductor 12. The dielectric substrate 10 may further include signal wiring lines, signal redistribution planes and additional termination pads on the surfaces of the dielectric substrate 10. The latter features are not shown for clarity.

10
15

20

Referring now to Figures 1 and 2, there is shown the embedded inductor 12 in the dielectric substrate 10 with the ceramic material that would normally surround the embedded inductor 12 being removed. The embedded inductor 12 is essentially a multiturn coil that has an axis 14 that is parallel to the plane of each of the layers 16 that make up the dielectric substrate 10. Each turn of the coil comprises a top portion 18, a bottom portion 20 and two sides 22. As can be seen from Figures 1 and 2, the top portion 18 and bottom portion 20 are parallel and are in different layers. Thus, bottom portion 20 is in a first layer while top portion 18 is in another layer three layers away. The side portions 22, which

connect a top portion 18 to a bottom portion 20, are generally perpendicular to the layers 16 of the Dielectric substrate 10. As the embedded inductor 12 may be made by MLC or similar technology, top portion 18 and bottom portion 20 will be formed by screened lines while side portions 22 comprise at least one via 32 but will usually comprise more than one via 32 as shown in Figures 1 and 2. The forming of the dielectric substrate 10 and embedded inductor 12 will be discussed in more detail hereafter. Lastly, the embedded inductor 12 has termination vias 24 which connect to other internal wiring (not shown) in the dielectric substrate 10.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

Advantages of the embedded inductor 12 according to the present invention include high Q, high stability with respect to temperature, humidity, time, high inductance capabilities and low space constraints. Capacitance of the embedded inductor 12 is also minimized. A further advantage of the present invention is that the embedded inductor 12 may be tuned to optimize performance.

Referring now to Figure 8, a front view of the embedded inductor 12 is shown. Designing an embedded inductor 12 that produces a given amount of inductance can be done in a number of ways. Inductance can be increased by decreasing the inductor loop periodicity 28 or by increasing the number of loops 30 in the embedded inductor 12. As the size of the loop increases, the height 26 and width 34 (as shown in Figure 2) of the loop increases and inductance will also increase. As the ratio of the loop height 26

to the loop width 34 approaches 1, the optimal amount of inductance is obtained for a given loop size. The width of the top portion 18 and bottom portion 20 and the diameter of the vias 32 also affect inductance. For example, as the via diameter increases, Q also 5 increases due to a lowering of the resistivity of the loop. Similarly, as the width of the top portion 18 and bottom portion 20 increase, Q also increases.

10 The materials used for the ceramic material also have an effect on the self-resonant frequency of the inductor. For example, the ceramic material can be alumina or glass-ceramic. The higher the dielectric constant, the lower the self-resonant frequency. While the discussion thus far has centered on the use of ceramic materials for the dielectric substrate 10, it should be understood that organic materials, such as G10, FR4, fiberglass reinforced 15 plastics and the like can also be used for the dielectric substrate 10. However, organic materials tend to absorb moisture which lowers the Q and can slightly affect the inductance.

20 Still referring to Figures 1 and 2, the top portion 18 and bottom portion 20 connecting the side portions 22 of the embedded inductor 12 have lower crossectional area than the side portions 22 and create higher resistance. Therefore, structural changes which minimize the resistance of the top portion 18 and bottom portion 20 create higher Q values and allow the optimization of the embedded inductor 12.

One example of such a structural change is that shown in Figure 3 wherein the top portion 18 of embedded inductor 112 actually comprises top subportions 18A and 18B and bottom subportions 20A and 20B. By doubling the metal that is present in 5 the inductor loop, the resistance of the embedded inductor 112 is reduced, thereby increasing its inductance.

Referring now to Figure 4, the embodiment shown in Figure 3 has been modified by adding vias 36 between top subportions 18A and 18B as well as between bottom subportions 20A and 20B. The addition 10 of vias 36 to the inductor loop should further reduce the resistance and increase the Q of embedded inductor 212.

Another embodiment of the present invention is shown in Figure 5 wherein the inductor loop has been made closer to a circular shape to further increase the Q of embedded inductor 312.

The embodiments discussed thus far are variations on the embedded inductor 12 shown in Figure 1 wherein the embedded inductor 12, 112, 212, 312 has an axis 14 that is essentially a straight line. The embodiment of the present invention that is shown in Figure 6 illustrates an embedded inductor 412 that has a 20 circular axis 15 so that the embedded inductor 412 ends up having a toroidal shape. The axis of embedded inductor 412 remains parallel to the plane of ceramic layer 16. The advantages of the toroidal-shaped inductor shown in Figure 6 are smaller external

magnetic fields and reduced unwanted coupling to adjacent components.

Referring now to Figures 7A, 7B and 7C, the method of making the embedded inductor 12 of Figure 1 will be discussed. The base 5 layers (16 as shown in Figure 1), if any, of the dielectric substrate 10 are formed by conventional techniques as alluded to earlier. These base layers may contain various signal, ground or power wiring layers. On top of these base layers, a layer 40 having wiring lines 42 (as shown in Figure 7C) is stacked followed by the 10 stacking on layer 40 of one or more layers 44 having vias 46 (as shown in Figure 7B) and layer 48 having wiring lines 50 and vias 52 (as shown in Figure 7A). Vias 52 electrically connect the embedded inductor 12 to additional wiring in the dielectric substrate 10. On top of layer 48, there will usually be at least one additional 15 wiring layer to connect the embedded inductor 12 to the top side of the dielectric substrate 10.

The process to make any of the other embedded inductors shown 20 in Figures 3 to 6 would be the same as above except there would be additional wiring line layers 40 and 48 as well as one or more additional via layers 44.

Moreover, it should be understood that the wiring lines and via patterns shown in Figures 7A, 7B and 7C can be easily varied to facilitate any of the embedded inductor designs shown in Figures 1

through 6. For example, the via pattern of layer 44 shown in Figure 7B would be varied to form the vias 36 of embedded inductor 212 as shown in Figure 4. Additionally, the number of layers 44 would be adjusted to fit the desired size of the embedded inductor.

5 Similarly, the wiring pattern 42 in layer 40 of Figure 7C, the wiring pattern 50 and vias 52 in layer 48 of Figure 7A, and the via pattern 46 in layer 44 of Figure 7B would all have to be modified, according to the teachings of the present invention, to form the embedded inductor 412 shown in Figure 6. The modification of the 10 various layers as just discussed are well within the routine capabilities of one skilled in the art.

15 E
C
O
M
P
E
N
D
E
R
S
P
R

Another embodiment of the present invention is shown in Figure 10 in which a perspective view of an embedded inductor 70 in a dielectric substrate 10 is illustrated. Again, the dielectric material that would normally surround the embedded inductor 70 is removed. Further, the dielectric substrate 10 may further include signal wiring lines, signal redistribution planes and termination pads on the surfaces of the dielectric substrate 10. The latter features are not shown for clarity.

20 It is noted that the embedded inductor 70 has staggered via columns 70 which enable a more tightly wound structure. The embedded inductor 70 would advantageously produce high inductance values but without parasitic capacitance, thereby resulting in a high self resonant frequency. Q is maintained by double strapping

of the top wiring lines 74 and bottom wiring lines 76.

Referring now to Figures 11A, 11B and 11C, the method of making the embedded inductor 70 of Figure 10 will be discussed. The base layers (78, as shown in Figure 10), if any, of the dielectric substrate 10 are formed by conventional techniques as alluded to earlier. These base layers may contain various signal, ground or power wiring layers. On top of these base layers, at least one layer 80, and preferably at least two layers 80, having wiring lines 82 (as shown in Figure 11C) is stacked on the base layer(s) followed by the stacking of one or more layers 84 having vias 86 (as shown in Figure 11B) and at least one layer 88, and preferably at least two layers 88, having wiring lines 90 and vias 92 (as shown in Figure 11A). Vias 92 electrically connect the embedded inductor 70 to additional wiring in the dielectric substrate 10. On top of layer 88, there will usually be at least one additional wiring layer to connect the embedded inductor 70 to the top side of the dielectric substrate 10.

The embedded inductors according to the present invention are tunable, meaning that some operation can be performed on the embedded inductors that fine tunes the amount of inductance obtained. Tuning may occur, for example, by design changes (such as making the inductor closer to ideal shape or adding extra wiring lines to reduce resistance), deletion process (such as laser deletion, sand blasting, fuse links) which delete part of the

inductor, or additive processes (such as adding silver paint or copper strips) to attach more loops to the inductor. Some of these operations are illustrated in Figures 12A, 12B and 12C. For tuning the embedded inductor, it is necessary to have the top of the 5 embedded inductor exposed on the top surface of the dielectric substrate or be able to access the top of the embedded inductor such as by laser drilling through the dielectric substrate. Referring first to Figure 12A, the top of the embedded inductor 12 is exposed such that access to wiring lines 18 is possible. Then, 10 one of the wiring lines 18 is tapped at 94. Surface wiring line 96 is then formed, such as by silver painting or depositing a copper strip, to connect tap 94 to pad 98. Wiring line 100 connects termination via 24 to pad 102. Wiring line 100 and pad 102 were designed into the dielectric substrate when it was formed so no 15 "post-forming" operation is necessary. By tapping the embedded inductor 12 at 94, the inductor coil has effectively been shortened. If desired, wiring line 18 may be severed, such as by laser deletion, at 104 as shown in Figure 12B. Referring now to Figure 12C, adjacent embedded inductor coils 12A and 12B have been 20 connected to increase the inductance of the embedded inductor by adding wiring line 105, such as by silver paint or depositing a copper strip, between termination vias 24A and 24B.

An additional method of tuning the embedded inductor is 25 illustrated in Figure 13. By placing an electrically isolated plate 106 at either end or both ends of the embedded inductor 12, the

inductance is reduced because the plate 106 is coupled magnetically to the embedded inductor 12 and intercepts the coil flux. By removing portion 108 of plate 106, such as by laser deletion, the inductance can be increased by some amount to tune a more accurate
5 inductance value. A similar result can be obtained by electrically coupling plate 106 to the embedded inductor 12, and removing portion 108 of plate 106 if desired, as shown in Figure 14.

Referring now to Figure 15, another embodiment of the present invention is illustrated. Dielectric substrate 10 has proximate, parallel embedded inductors 12C and 12D which together form a transformer. The embedded inductors 12C and 12D may also have termination vias 24 for connecting to pads 62 on the surface of the dielectric substrate 10. There may further be power and/or ground planes 60 above and below the embedded inductors 12C and 12D. The dielectric substrate 10 may further include signal wiring lines, signal redistribution planes and additional termination pads on the surfaces of the dielectric substrate 10 which are not shown for clarity. While the inductors shown are adjacent to one another, they could be nested (for example, toroidal within a toroidal) or
10 coaxial (for example, end to end on the same axis or partially interleaved on the same axis).
15
20
25

It will be apparent to those skilled in the art having regard to this disclosure that other modifications of this invention beyond those embodiments specifically described here may be made

without departing from the spirit of the invention. Accordingly, such modifications are considered within the scope of the invention as limited solely by the appended claims.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
309
310
311
312
313
314
315
316
317
318
319
319
320
321
322
323
324
325
326
327
328
329
329
330
331
332
333
334
335
336
337
338
339
339
340
341
342
343
344
345
346
347
348
349
349
350
351
352
353
354
355
356
357
358
359
359
360
361
362
363
364
365
366
367
368
369
369
370
371
372
373
374
375
376
377
378
379
379
380
381
382
383
384
385
386
387
388
389
389
390
391
392
393
394
395
396
397
398
399
399
400
401
402
403
404
405
406
407
408
409
409
410
411
412
413
414
415
416
417
418
419
419
420
421
422
423
424
425
426
427
428
429
429
430
431
432
433
434
435
436
437
438
439
439
440
441
442
443
444
445
446
447
448
449
449
450
451
452
453
454
455
456
457
458
459
459
460
461
462
463
464
465
466
467
468
469
469
470
471
472
473
474
475
476
477
478
479
479
480
481
482
483
484
485
486
487
488
489
489
490
491
492
493
494
495
496
497
498
499
499
500
501
502
503
504
505
506
507
508
509
509
510
511
512
513
514
515
516
517
518
519
519
520
521
522
523
524
525
526
527
528
529
529
530
531
532
533
534
535
536
537
538
539
539
540
541
542
543
544
545
546
547
548
549
549
550
551
552
553
554
555
556
557
558
559
559
560
561
562
563
564
565
566
567
568
569
569
570
571
572
573
574
575
576
577
578
579
579
580
581
582
583
584
585
586
587
588
589
589
590
591
592
593
594
595
596
597
598
599
599
600
601
602
603
604
605
606
607
608
609
609
610
611
612
613
614
615
616
617
618
619
619
620
621
622
623
624
625
626
627
628
629
629
630
631
632
633
634
635
636
637
638
639
639
640
641
642
643
644
645
646
647
648
649
649
650
651
652
653
654
655
656
657
658
659
659
660
661
662
663
664
665
666
667
668
669
669
670
671
672
673
674
675
676
677
678
679
679
680
681
682
683
684
685
686
687
688
689
689
690
691
692
693
694
695
696
697
698
699
699
700
701
702
703
704
705
706
707
708
709
709
710
711
712
713
714
715
716
717
718
719
719
720
721
722
723
724
725
726
727
728
729
729
730
731
732
733
734
735
736
737
738
739
739
740
741
742
743
744
745
746
747
748
749
749
750
751
752
753
754
755
756
757
758
759
759
760
761
762
763
764
765
766
767
768
769
769
770
771
772
773
774
775
776
777
778
779
779
780
781
782
783
784
785
786
787
788
789
789
790
791
792
793
794
795
796
797
798
799
799
800
801
802
803
804
805
806
807
808
809
809
810
811
812
813
814
815
816
817
818
819
819
820
821
822
823
824
825
826
827
828
829
829
830
831
832
833
834
835
836
837
838
839
839
840
841
842
843
844
845
846
847
848
849
849
850
851
852
853
854
855
856
857
858
859
859
860
861
862
863
864
865
866
867
868
869
869
870
871
872
873
874
875
876
877
878
879
879
880
881
882
883
884
885
886
887
888
889
889
890
891
892
893
894
895
896
897
898
899
899
900
901
902
903
904
905
906
907
908
909
909
910
911
912
913
914
915
916
917
918
919
919
920
921
922
923
924
925
926
927
928
929
929
930
931
932
933
934
935
936
937
938
939
939
940
941
942
943
944
945
946
947
948
949
949
950
951
952
953
954
955
956
957
958
959
959
960
961
962
963
964
965
966
967
968
969
969
970
971
972
973
974
975
976
977
978
979
979
980
981
982
983
984
985
986
987
988
989
989
990
991
992
993
994
995
996
997
998
999
1000